Prof Vaibbhav Taraate

Entrepreneur and Mentor at 1 Rupee S T

Vaibbhav Taraate is Entrepreneur and Mentor at “1 Rupee S T”. He holds a B.E. (Electronics) degree from Shivaji University, Kolhapur, in 1995 and secured a gold medal for standing first in all engineering branches. He has completed his M.Tech. (Aerospace Control and Guidance) in 1999 from IIT Bombay. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog, SystemVerilog and VHDL. He has worked with few multinational corporations as consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog and SystemVerilog, complex FPGA-based design, low power design, synthesis/optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.

Courses

New on iversity
en
PRO

Digital Design in VLSI Perspective

en
PRO

RTL Design using Verilog

New on iversity
en
ESPRESSO

STA and Timing for VLSI beginners

en
ESPRESSO

Performance Improvement Techniques for Design