The video discusses about the logic optimization using minimum number of 2-input NAND gates.